Total-ionizing-dose (TID) effects and low-frequency noise are evaluated in 30-nm gate-length bulk and silicon-on-insulator (SOI) FinFETs for devices with fin widths of 10-40 nm. Minimal threshold voltage shifts are observed at 2 Mrad(SiO 2 ), but large increases in low-frequency noise are found, and significant changes in defect-energy distributions are inferred. Radiation-induced leakage current is enhanced for narrow-and short-channel bulk FinFETs. Short-channel SOI FinFETs show enhanced degradation compared with longer-channel devices. Narrow-and short-channel SOI devices exhibit high radiation tolerance. Significant random telegraph noise (RTN) is observed in smaller devices due to prominent individual defects. Index Terms-FinFET, low-frequency noise, random telegraph noise (RTN), silicon on insulator (SOI), total-ionizing dose (TID).
I. INTRODUCTION
D UE to the advances in manufacturing technology and enhanced gate control of the transistor channel, FinFETs are commonly used in highly scaled integrated circuits (ICs) [1] - [4] . The geometry of the devices is one of the key factors impacting radiation responses of FinFETs [5] . Triple-gate/FinFETs built on silicon-on-insulator (SOI) with relatively long channels and greater than ∼40 nm fin width tend to show degraded total ionizing dose (TID) response with increasing fin width, as a result of increasing the influence of charge trapping in the buried oxide (BOX) [6] - [11] . In contrast, similar to submicron bulk MOSFETs [12] , bulk FinFETs tend to show increasing charge trapping with decreasing fin width, as a result of the electrostatic effects of nearby trapped charge in the shallow trench isolation (STI) [13] . Although the effects of ionizing irradiation exposure on FinFETs have been evaluated extensively [5] - [22] , there has been limited work on the TID response of highly scaled FinFETs [23] , [24] and on the impact of radiation on the 1/ f noise of FinFETs [25] , [26] .
In this article, we investigate the TID response and low-frequency noise of 30-nm gate-length FinFETs with fin widths of 10-40 nm. Qualitatively similar trends with fin width are observed, but radiation-induced leakage is more significant for the shortest-and-narrowest channel bulk Fin-FETs. Results are compared to those of longer-channel Fin-FETs in previous studies. Low-frequency noise measurements provide insights into defects in these devices. Large increases are observed in post-irradiation low-frequency noise, resulting from the generation of prominent individual defects, which have greater relative effects on smaller devices than larger devices [27] - [29] . A strongly nonuniform defect-energy distribution is observed.
II. EXPERIMENTAL DETAILS
SOI and bulk FinFETs were fabricated by imec using otherwise similar processes [13] , [19] , [30] . Devices include a high-k gate dielectric (2.6-nm HfO 2 on 1-nm SiO 2 interfacial layer; effective oxide thickness of 1.5 nm), 100 nm 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See https://www.ieee.org/publications/rights/index.html for more information. Devices were irradiated at ∼295 K with 10-keV X-rays at a dose rate of 30.3 krad(SiO 2 )/min up to 2 Mrad(SiO 2 ). The TID-induced degradation was evaluated for devices with geometry L G = 30 nm, W FIN = 10 nm, and N FIN = 5 for on-state
. Bias-stress-induced V th shifts for times and voltages similar to those during irradiation and annealing [21] are negligible compared to radiation-induced V th shifts for these devices. Off-state and grounded bias conditions lead to similar parametric shifts and similar trends to on-state conditions for all device geometries. Here, we focus on the on-bias state, for simplicity. I d −V g transfer characteristics were measured at V d = 0.05 V with an Agilent 4156A/4156B semiconductor parameter analyzer. The x-intercept of the linear extrapolation of the I d −V g curve at the point of maximum transconductance g m with the V g -axis [31] is defined as V th + V d /2, with correction for radiation-induced leakage when needed [32] . At least two devices with a similar response were measured for each geometry, with typical variations in the radiation response of ±10%.
The noise power spectral density S Vd , with correction for background noise, was measured at ∼295 K over a frequency f range from 1 to 390 Hz, unless otherwise stated [33] . During noise measurements, the drain voltage V d was held at 0.05 V with source and substrate grounded. The gateto-threshold voltage varied from 0.2 to 0.6 V [34] . Random telegraph noise (RTN) measurements were performed at room temperature with the Keithley 4200-SCS Parameter Analyzer at the same bias conditions as 1/ f noise measurements. 500 krad (SiO 2 ) is due to radiation-induced trapped positive charges in the BOX [7] , [8] , [35] , as shown in Fig. 2(a) . Above 500 krad(SiO 2 ), I d −V g curves shift positively because of: 1) the combined effects of negatively charged interface traps at the gate oxide/Si and Si/BOX interfaces [7] , [8] , [35] and 2) net negative charge trapping in the HfO 2 due to radiationinduced electrons generated in SiO 2 and transported into HfO 2 under positive gate bias [21] , as shown in Fig. 3 . Fig. 1 (b) shows that bulk FinFETs irradiated with V g = +1 V exhibit a negative V th shift and a significant increase in off-state leakage. The increased off-state leakage in the bulk devices is due primarily to charge trapping in the STI, as illustrated in Fig. 2(b) . These trapped charges invert the p-type region near the STI edges and form a parasitic leakage path from source to drain [13] . Fig. 4 shows V th shifts for SOI and bulk FinFETs with fin widths of 10-40 nm, for devices irradiated and annealed with V g = +1 V. In Fig. 4(a) , the threshold voltage first shifts negatively, reaching a maximum degradation point, and then shifts positively. A maximum shift of ∼35 mV at 500 krad(SiO 2 ) is observed for the 40-nm fin-width devices, emphasizing their radiation tolerance. V th shifts decrease with decreasing fin width, consistent with trends in larger SOI devices [6] - [8] . Fig. 4 (b) shows effective V th shifts of bulk FinFETs (corrected for STI leakage [32] , as illustrated in the inset) with fin widths of 10, 20, and 40 nm, as functions of irradiation and annealing time for devices irradiated at V g = +1 V. Narrower fin devices exhibit larger V th shifts [13] , an opposite trend to that observed for the SOI devices in Fig. 4(a) . A maximum effective V th shift of ∼30 mV is observed for the 10-nm fin-width devices.Wider-fin bulk devices exhibit comparable degradation, with V th shifts less than ∼15 mV. The normalized peak transconductance changes less than 4% during irradiation for both SOI and bulk FinFETs. The greatest degradation is observed for the shortest channel devices [36] . The least radiation-induced degradation is observed for L G = 110 nm at lower doses and L G = 70 to 110 nm for higher doses. TID-induced V th shifts versus fin width at similar accumulated doses D in this article and previous studies for SOI FinFETs. Gate lengths are shown in the plot. For [17] , D = 1 Mrad(SiO 2 ); for the other cases, D = 0.5 Mrad(SiO 2 ). Results from [7] , [9] , and [17] are for off-state-bias irradiation; results from [8] and this article are for on-state-bias irradiation. Lines are guide to the eye. Fig. 7 . TID-induced normalized off-state drain leakage increase for bulk FinFETs irradiated up to 0.5 Mrad as a function of fin width. Devices are fabricated using the same technological process. Results for L g = 70 nm are from [13] . The only significant differences are for the shortest, narrowest devices, for which both RINCE and RISCE are observed due to the electrostatic effects of the trapped charge in the STI on V th shifts and subthreshold stretchout and leakage. Lines are guide to the eye.
III. DC CHARACTERIZATION

A. TID Response
B. Fin Width
C. Gate Length
D. Comparison With Previous Work
Despite different geometries, technological processes, and biases during irradiation, all devices demonstrate enhanced radiation tolerance with decreasing fin width.
The higher radiation tolerance of narrower FinFETs results in all cases from the increased lateral gate control in narrowchannel devices, which in turn provides efficient electrostatic control over the potential in the silicon body. Therefore, the coupling effects of the front and the back gates are weakened, and the effects of the trapped charges in the BOX are reduced [7] , [8] .
In the case of bulk FinFETs, the impact of trapped charges inside the STI region near the channel is greater for the same accumulated dose in the narrow-fin device than in the widerfin device, consistent with trends in planar devices due to radiation-induced narrow channel effects (RINCEs) [12] , [36] . In this case, charge trapping in the STI leads to enhanced threshold-voltage shifts for narrow channel devices. Fig. 7 summarizes normalized off-state drain leakage current values for devices irradiated to 0.5 Mrad(SiO 2 ) from [13] and devices in this article. Leakage ratios are similar for 40-nm-width devices, but narrow-fin transistors with shorter gate length experience a steep increase in TID-induced off-state drain leakage. In the narrowest and shortest channel transistors, the radiation-induced charge trapped in STI strongly affects the potential distribution in the subchannel region, lowering the barrier between the source and drain, thereby allowing carriers to transport between the terminals, increasing the subthreshold leakage due to band-to-band tunneling [10] .
Compared to the results obtained for 70-nm channellength bulk devices in [13] , absolute values of off-state drain leakages for as-processed devices are up to 1.5 orders of magnitude higher for 30-nm channel-length devices studied in this article due to short-channel effects. However, the increases in normalized radiation-induced off-state leakage currents I off (D = 0.5Mrad)/I off (D = 0.0Mrad) are similar for both gate lengths, except for the narrowest devices due to both RINCE and radiation-induced short channel effect (RISCE) [36] . Fig. 8 shows excess drain-voltage noise power spectral density S Vd versus f for V g −V th = 0.4 V for SOI and bulk FinFETs with a gate length of 30 nm and fin width of 10 nm before and after irradiation. Devices were irradiated with V g = +1 V. The frequency dependence of the noise changes significantly with irradiation [37]- [39] . For the SOI device, increasing noise magnitudes after irradiation are observed primarily in the higher range of frequencies. The bulk device shows increasing noise magnitudes primarily in the lower frequency range, with a decrease at higher frequencies. These changes in noise magnitude are caused by the impact of a relatively small number of newly charged radiation-induced oxide and border traps, consistent with the small shifts in V th , as we discuss below. These defects may be located in the gate stacks, near-channel STI for bulk devices, and/or nearchannel BOX for SOI devices [33] , [40] - [49] , as we discuss below in Section IV-B. Fig. 9 shows postirradiation 1/ f noise for the extended frequency range f = 1 Hz to 12.5 kHz, and RTN (the lower inset) measured under the same bias conditions, for a bulk device with a fin width of 40 nm that is otherwise similar to the devices of Fig. 8 . The device was irradiated up to 2 Mrad(SiO 2 ) with V g = +1 V. Pre and postirradiation 1/ f noise spectra in the frequency range f = 1-390 Hz are shown in the upper inset; V g −V th = 0.4 V and V d = 0.05 V. Both curves deviate from a "pure" 1/ f law, demonstrating a Lorentzian form of noise spectrum [27] , [28] , [33] , [42] - [44] , [50] - [53] . The corner frequency of the Lorentzian spectrum is ∼30 Hz before irradiation and ∼120 Hz after irradiation. These results may reflect the passivation of a preexisting defect with lower corner frequency and activation of a new defect with a higher corner frequency. Alternatively, small changes in position, energy, or bond angles with surrounding atoms, induced by nearby radiation-induced trapped charge, may have altered the observed frequency response due to the same defect [33] , [42] , [54] . Fig. 10 shows the gate-voltage dependence of the low-frequency noise of (a) SOI and (b) bulk FinFETs before and after irradiation. Solid and dashed lines represent the gate-voltage dependences β = ∂ ln S Vd /∂ ln |V g -V th | calculated at 10 and 100 Hz, respectively. Spectra deviating significantly from an 1/ f shape due to significant contributions from RTN (e.g., Fig. 9 ) are excluded from these particular comparisons. Deviations from β = 2 and α = ∂ ln S V d /∂ f = 1 are caused by nonuniform defect-energy distributions that are responsible for the observed noise [33] , [39] , [54] . When the defect energy distribution is increasing toward midgap, values of β are greater than 2 [33] , [39] , [53] , e.g., as for the SOI device in Fig. 10(a) . When the defect energy distribution is increasing toward the conduction band, values of β are less than 2 [33] , [39] , [53] , e.g., as for the bulk device in Fig. 10(b) . At least some of these differences may be due to defects in the near-channel BOX for the SOI devices [55] - [58] and the near-channel STI for bulk FinFETs [44] - [46] . Estimates of β at 10 and 100 Hz vary by less than ∼10% in Fig. 10 for all cases except the bulk device before irradiation [ Fig. 10(b) ], which shows a multivalued frequency slope α (see Fig. 8 ) as a result of a highly nonuniform defect-energy distribution. After irradiation, the defect concentration in these devices is larger, leading to a higher noise magnitude, and the defect-energy dependence is more uniform, with β ≈ 2. Fig. 11 shows normalized noise magnitudes for as-processed bulk and SOI FinFETs with different fin numbers. Solid and dashed lines in this figure represent the gate-voltage dependence β = ∂ ln S V d /∂ ln |V g -V th | for SOI and bulk FinFETs, respectively. SOI and bulk FinFETs with fewer fins exhibit 3-10 times higher noise magnitudes than the ones with more fins, suggesting that some individual fins have higher than usual densities of as-processed defects [30] , [59] . For ten-fin devices, these effects are relatively less important since 1/ f noise is inversely proportional to the effective fin width of the transistor [33] ; therefore, the noise contribution of each fin is inversely proportional to fin number.
IV. LOW-FREQUENCY NOISE
A. Impact of Ionizing Irradiation on 1/f Noise
B. Temperature Dependence of 1/f Noise
Dutta and Horn have shown that if: 1) the noise is caused by a random thermally activated process having a broad Fig. 11 . Normalized S Vd as a function of frequency for five-fin and ten-fin SOI (solid lines, S5 and S10) and bulk (dashed lines, B5 and B10) FinFETs with approximate β values are shown in the inset. Lines are guide to the eye. distribution of energies D(E) relative to kT, where k is the Boltzmann constant and T is the temperature; 2) the fluctuation process is characterized by an attempt frequency f 0 much higher than the measuring frequency; and 3) the coupling constants between the random processes responsible for the noise and the total integrated noise magnitude are independent of frequency [33] , [51] , [54] , [60] , the frequency and temperature dependences of the noise are related via
Here, S V is the excess voltage-noise power spectral density after the thermal noise is subtracted, τ 0 = 1/ f 0 is the characteristic attempt time of the process leading to the noise and the frequency ω = 2πf. A value of τ 0 = 1.8 × 10 −15 s is chosen here to be consistent with [33] , [41] , and [54] . For noise described by (1) , the shape of the defect-energy distribution D(E 0 ) can be described via
where the defect energy [33] , [47] E 0 ≈ −kT ln(ωτ 0 ).
If the noise is due to thermally activated processes with two energy levels, E 0 is the barrier the system must overcome to move from one configurational state to another [33] , [51] , [52] . Fig. 12 shows S V d at f = 10 Hz as a function of temperature for as-processed devices, and for devices irradiated with V g = +0.5 V up to 1 Mrad(SiO 2 ) for (a) bulk and (b) SOI FinFETs. The upper horizontal scale represents the effective border-trap energy E 0 for cases in which (1) is valid [33] . The irradiated devices have similar geometries (L GATE = 30 nm, W FIN = 10 nm; N FIN = 10 for bulk, and N FIN = 8 for SOI). The normalized noise level is generally much higher (∼1-2 orders of magnitude) for as-processed and irradiated bulk FinFETs in Fig. 12(a) than for the SOI FinFETs in Fig. 12(b) . After irradiation, the effective densities of border traps increase significantly for temperatures of ∼170-190 K and above 250 K for the bulk device in Fig. 12(a) , and for most of the temperatures shown in Fig. 12(b) for the SOI device. Normalized low-frequency noise from 80 to 320 K at f = 10 Hz for (a) bulk FinFET and (b) SOI FinFET irradiated to 1 Mrad(SiO 2 ) at V g = +0.5 V. Devices were biased at V g −V th = 0.4 V and V d = 0.05 V during the noise measurements.
After irradiation, a peak appears in the noise magnitude of the bulk devices in Fig. 12 (a) at a temperature T of ∼180 K (0.46 eV). An overall increase is observed, relative to preirradiation values, for 240 K < T < 320 K. These increases are associated with radiation-induced trapped charge [37] , [38] . The noise magnitude for the SOI FinFETs is relatively constant before irradiation in Fig. 12(b) . After irradiation, there are peaks at ∼110 K (0.28 eV), ∼175 K (0.45 eV), and ∼285 K (0.73 eV). Liang et al. attribute noise peaks at similar energies in black phosphorus (BP) MOSFETs with HfO 2 gate dielectrics with reversible motion of H + between sites in the near-interfacial HfO 2 and a BP surface site in response to the applied bias [41] . This H + shuttling also occurs in Si-based MOS devices [61] , suggesting that similar motion may occur in these devices. Other peaks in the noise spectra are most likely associated with O vacancies. For the bulk devices, these vacancies are most likely in the gate dielectric [33] , [44] , [45] , [47] , [48] , [62] . For the SOI devices, significant contributions from O vacancies in the BOX are also likely [33] , [50] , [54] - [57] .
V. SUMMARY AND CONCLUSION
The TID response and low-frequency noise of 30-nm gate-length bulk and SOI FinFETs have been evaluated.
Net positive oxide-trap charge in the BOX and interface and border traps in the gate dielectric are found to contribute to threshold voltage shifts for SOI devices. Trapped charges in the STI have the most significant effects on the TID response for bulk devices. Similar trends with fin width are observed in both bulk and SOI longer-channel devices, with enhanced charge trapping in the shortest-and narrowest-channel devices. Large increases are observed in postirradiation low-frequency noise, accompanied with RTN. The RTN results from the generation of individual/small number of defects, which have greater relative effects on smaller devices than larger devices. The gate-voltage dependence of the noise indicates that the defect-energy distributions of the as-processed bulk devices considered in this article generally increase toward the conduction band, while that of as-processed SOI devices generally increase toward midgap. The low-frequency noise in the bulk devices is attributed to oxygen vacancies in the gate dielectric and H + shutting in the near-interfacial oxides. For the SOI devices, significant contributions from defects in the BOX are also evident. These results provide insights into the nature, density, and energy distributions of defects in highly scaled, as-processed and irradiated, bulk, and SOI devices.
